Home
SOFICS Video Material
Search
Tag:
ESD protection
ggNMOS (grounded-gated NMOS)
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
New opportunities for automotive LIN interfaces
Selecting optimized ESD protection for CMOS image sensors
3 approaches to handle EOS ‘requirements’
Optimized on-chip ESD protection to enable high-speed Ethernet in cars.
Selecting custom ESD IP for your next IC
Introduction: ESD protection concepts for I/Os
Optimized ESD protection based on Silicon Controlled Rectifiers (SCR), verified on Samsung Foundry 4nm and 8nm FinFET processes
Time to say farewell to the snapback ggNMOS for ESD protection
Previous Page
Next Page
Subscribe
Subscribed
Sofics - Solutions for ICs
Join 35 other subscribers
Sign me up
Already have a WordPress.com account?
Log in now.
Sofics - Solutions for ICs
Subscribe
Subscribed
Sign up
Log in
Report this content
View site in Reader
Manage subscriptions
Collapse this bar
Sofics - Solutions for ICs 