Home
SOFICS Video Material
Search
Category:
Wired communication
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
Selecting optimized ESD protection for CMOS image sensors
Optimized on-chip ESD protection to enable high-speed Ethernet in cars.
Optimized ESD protection based on Silicon Controlled Rectifiers (SCR), verified on Samsung Foundry 4nm and 8nm FinFET processes
Optimized Local I/O ESD Protection in FinFET Technology for 2.5D and 3D hybrid integration
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
Applying System level ESD (IEC 61000-4-2) stress on ICs
ESD protection for 2.5D and 3D packages
ESD protection for FinFET processes
Low Capacitive Dual Bipolar ESD Protection
Subscribe
Subscribed
Sofics - Solutions for ICs
Join 35 other subscribers
Sign me up
Already have a WordPress.com account?
Log in now.
Sofics - Solutions for ICs
Subscribe
Subscribed
Sign up
Log in
Report this content
View site in Reader
Manage subscriptions
Collapse this bar
Sofics - Solutions for ICs 