Home
SOFICS Video Material
Search
Tag:
Low capacitance ESD
Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
Optimized Low Parasitic Capacitance ESD Clamps for High-Bandwidth 2.5D/3D Chiplet Interfaces in Advanced FinFET Technology
Breakthrough in area efficiency of on-chip ESD protection.
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
Optimized on-chip ESD protection to enable high-speed Ethernet in cars.
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
ESD protection for 8.5 GHz LNA in 90nm
Optical communication also requires ESD protection
5 reasons why IoT chips need custom ESD protection
Low Capacitive Dual Bipolar ESD Protection
Subscribe
Subscribed
Sofics - Solutions for ICs
Join 35 other subscribers
Sign me up
Already have a WordPress.com account?
Log in now.
Sofics - Solutions for ICs
Subscribe
Subscribed
Sign up
Log in
Report this content
View site in Reader
Manage subscriptions
Collapse this bar