Home
SOFICS Video Material
Search
Tag:
Local clamp
ESD clamp inserted at the IO
ESD Protection for a High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
Why ESD Co-Design is Essential for Next-Gen ICs
Building a Sustainable Future: Sofics and ONiO Collaborate on Battery-Free Devices
Optimized Low Parasitic Capacitance ESD Clamps for High-Bandwidth 2.5D/3D Chiplet Interfaces in Advanced FinFET Technology
Breakthrough in area efficiency of on-chip ESD protection.
ESD basic: Silicon Control Rectifier (SCR)
ggNMOS (grounded-gated NMOS)
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
Selecting optimized ESD protection for CMOS image sensors
3 approaches to handle EOS ‘requirements’
Next Page
Subscribe
Subscribed
Sofics - Solutions for ICs
Join 35 other subscribers
Sign me up
Already have a WordPress.com account?
Log in now.
Sofics - Solutions for ICs
Subscribe
Subscribed
Sign up
Log in
Report this content
View site in Reader
Manage subscriptions
Collapse this bar
Sofics - Solutions for ICs 