Home
SOFICS Video Material
Search
Category:
FinFET
Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
ESD Protection for a High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
Why ESD Co-Design is Essential for Next-Gen ICs
Not all overvoltage tolerant GPIOs are the same
Overvoltage tolerant receiver structures
Typical SOA violations in a stacked driver
Types of overvoltage tolerant I/O
I/O specs explained
Optimized Low Parasitic Capacitance ESD Clamps for High-Bandwidth 2.5D/3D Chiplet Interfaces in Advanced FinFET Technology
Breakthrough in area efficiency of on-chip ESD protection.
Next Page
Subscribe
Subscribed
Sofics - Solutions for ICs
Join 35 other subscribers
Sign me up
Already have a WordPress.com account?
Log in now.
Sofics - Solutions for ICs
Subscribe
Subscribed
Sign up
Log in
Report this content
View site in Reader
Manage subscriptions
Collapse this bar
Sofics - Solutions for ICs 