Home
SOFICS Video Material
Search
Category:
CMOS
Why ESD Co-Design is Essential for Next-Gen ICs
GPIO Solutions for CERN’s Radiation-Hardened Applications
Not all overvoltage tolerant GPIOs are the same
Overvoltage tolerant receiver structures
Typical SOA violations in a stacked driver
Types of overvoltage tolerant I/O
I/O specs explained
Building a Sustainable Future: Sofics and ONiO Collaborate on Battery-Free Devices
Breakthrough in area efficiency of on-chip ESD protection.
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and FinFET Technology
Next Page
Subscribe
Subscribed
Sofics - Solutions for ICs
Join 35 other subscribers
Sign me up
Already have a WordPress.com account?
Log in now.
Sofics - Solutions for ICs
Subscribe
Subscribed
Sign up
Log in
Report this content
View site in Reader
Manage subscriptions
Collapse this bar
Sofics - Solutions for ICs 