Skip to content
Home
SOFICS Video Material
Search
Category:
ESD protection approaches
The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
Why schematic-correct designs fail at advanced nodes: Siemens EDA and Sofics Webinar 2026
Radiation-Hardened by Design: Building Interfaces for Space and Nuclear on TSMC CMOS
Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
EOS protection characterization using Long-Pulse TLP
ESD Protection for a High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
Why ESD Co-Design is Essential for Next-Gen ICs
GPIO Solutions for CERN’s Radiation-Hardened Applications
Building a Sustainable Future: Sofics and ONiO Collaborate on Battery-Free Devices
Optimized Low Parasitic Capacitance ESD Clamps for High-Bandwidth 2.5D/3D Chiplet Interfaces in Advanced FinFET Technology
Next Page
Loading Comments...
Write a Comment...
Email (Required)
Name (Required)
Website
